

SMARTEYE P-Linc

Application Interface Package for the Allen Bradley PLC-5

Application Note - SA0034

Revision 1

Prepared by:



2637 Bond Street
Rochester Hills, MI 48309

Revision 1, June 27, 1996

related documents:

SMARTEYE P-Line User Manual

The material in this manual is for informational purposes and is subject to change without notice. SMARTEYE Corporation assumes no responsibility for any errors which may appear in this manual.

© 1996 SMARTEYE Corporation

SMARTEYE is a registered trademark of SMARTEYE Corporation.

This document was produced using Microsoft® Word

Printed in U.S.A.

Table of Contents

| | | |
|------------|--|------------|
| 1.0 | INTRODUCTION | 1 |
| 2.0 | PARALLEL WIRING..... | 1 |
| 2.1 | DATA BITS (D0-D15)..... | 1 |
| 2.2 | READER BITS (RDR0 - RDR5) | 1 |
| 2.3 | READY BITS (RDY0, RDY1)..... | 2 |
| 2.4 | PARITY BIT (PARITY) | 2 |
| 2.5 | LABEL/ERROR BIT (L/E)..... | 2 |
| 2.6 | DATA ACKNOWLEDGE (ACK0, ACK1) | 2 |
| 3.0 | POWER-UP | 2 |
| 4.0 | PARALLEL COMMUNICATION PROTOCOL..... | 2 |
| 4.1 | TRANSACTION STEPS..... | 3 |
| 4.2 | DESIGN CONSIDERATIONS..... | 3 |
| 5.0 | PLC-5 LADDER LOGIC EXPLANATION..... | 4 |
| 6.0 | APPENDIX 'A' (DRAWINGS)..... | A-1 |
| 7.0 | APPENDIX 'B' (EXAMPLE PLC-5 PROGRAM)..... | B-1 |

1.0 Introduction

The Smarteye P-Linc connects up to 8 Smarteye Electronic Assemblies: (SEA-8s and/or Twins) on a serial RS485 multidrop communication line. Smarteye reader data is received on the serial communication line and converted to parallel digital 24VDC outputs. The digital outputs of the P-Linc are directly wired to digital input modules of a PLC. Two bits of the output data, the data ready bits, signal the preparation of new data on the output lines. A control device recognizes new data, receives it, and then provides two output bits which match the data ready bits. These outputs are received by the P-Linc on its two 24VDC input lines and interpreted as data acknowledge bits.

The P-Linc parallel port has 28 bits: 26 outputs and 2 inputs. The 26 outputs consist of: 16 data bits, 6 reader bits, 2 data ready bits, a parity bit and a label or error bit. The two input bits are used for data acknowledge. The 16 data bits and 6 reader bits can be configured as either binary or BCD.

2.0 Parallel Wiring

The P-Linc circuit card provides plug-in screw terminals for the 26 parallel output and 2 parallel input connections. Discrete 18 gauge wire such as Belden 8501 or equivalent is recommended for these connections. Parallel wiring details can be found on drawing #SP2004/01-411 in Appendix 'A'.

Notes:

1. Data presented by a P-Linc on its parallel output lines is binary; i.e., each output represents a bit in a binary field (off = 0, on =1).
2. The least significant bit of the data field is D0 and the most significant is D15. The least significant bit of the reader field is RDR0 and the most significant is RDR5.
3. Connecting all P-Linc parallel outputs to an input module may not be necessary. Example: binary mode with 10 bit labels, D0 - D9 must be wired, D10 - D15 will always be 0 and wiring is therefore optional.
4. The P-Linc is configured for true-high operation; i.e., a binary 1=24VDC and a binary 0=GND.

2.1 Data Bits (D0-D15)

The data bits (D0 - D15) define the value of the label or error number. This field may be binary or BCD dependent on the position of SW2.1. (Please refer to the P-Linc User Manual for additional information on dip switch configuration.)

2.2 Reader Bits (RDR0 - RDR5)

The reader bits (RDR0 - RDR5) define the value of the reader number. This field may be binary or BCD dependent on the position of SW2.1.

2.3 Ready Bits (RDY0, RDY1)

A change of state in the two ready bits signals the control device that the P-Linc has new data on its output lines. If the ready bits are 01 or 10, then the control device should receive the new data and perform appropriate control action. If the ready bits are 00 or 11, then the control device should ignore the data (take no control action). A full description of this protocol appears in section 4. - 'Parallel Communication Protocol'.

2.4 Parity Bit (PARITY)

The parity bit enables the control device to determine the validity of data received from the P-Linc. Thus, if an input/output point should fail on either the control device or the P-Linc, or if a connection between the two should be lost, then the control device can detect the fault and issue an alarm and/or stop the controlled operation until repairs are made.

The value of the parity bit is always set so that an **odd** sum results when the number of bits turned on in the data field (D0-D15), the reader field (RDR0-RDR5), and the Label/Error bit (L/E), are added with the parity bit itself.

2.5 Label/Error Bit (L/E)

The label or error (L/E) bit defines the data bits (D0 - D15) as an error number or a label number. **If this bit is a 1, the data is a label number. If the bit is a 0, the data is an error number.**

2.6 Data Acknowledge (ACK0, ACK1)

The two data acknowledge bits are the only parallel **inputs** received by the P-Linc. A control device must set the data acknowledge bits to the **same** value as the two data ready bits, signaling recognition of the most recent transition of data ready. A full description of this protocol appears in section 4. - 'Parallel Communication Protocol'.

3.0 Power-Up

When power is applied an LED on the power supply will illuminate. The P-Linc reads its setup switches and initializes its internal data. The control port transmit LED will begin to flash and the receive LED will flash if the control port is wired properly to one or more SEA units. One of the parallel port RDY bit LEDs will illuminate when valid data is on the parallel port.

4.0 Parallel Communication Protocol

The communication protocol between a P-Linc and a control device (e.g., programmable controller) is relatively simple. Nevertheless, it is important that a logic designer for the control device be thoroughly familiar with the protocol.

4.1 Transaction Steps

All data messages originate at an SEA unit. A set of messages in both directions is required for an SEA unit to deliver the data to the P-Linc and receive assurance of its delivery. The complete set of messages between an SEA Unit and the P-Linc, as well as the P-Linc and the PLC, is a data message transaction. The key steps of a data message transaction include the following:

1. The P-Linc selects the next SEA unit to poll from its on line list and sends a box poll command to that SEA unit.
2. The SEA unit responds with a data message.
3. The P-Linc sends a brief message back to the SEA unit, acknowledging receipt of the data message.
4. The P-Linc extracts data from the serial data message and establishes it on the parallel port.
5. Once the data has settled on the data lines the P-Linc will establish a new state for the data ready bits and write this new state to RDY0 and RDY1 of the parallel output lines.
6. Meanwhile, the PLC which has been monitoring the data ready outputs of the P-Linc, recognizes the change in the data ready bits.

If the data ready bits are 01 or 10, then the PLC receives the remainder of the data from the parallel outputs and takes appropriate action.

Whatever the new pattern of data ready bits, the control device sets data acknowledge bits to match.

7. When the P-Linc receives ACK0 and ACK1 equal to RDY0 and RDY1, then the transaction is complete.

4.2 Design Considerations

A P-Linc, regardless of the speed of its output buffers, cannot guarantee that all new output data will transition at the same instant. In other words, there is a short transient interval during which output data 'settles'. A PLC samples data presented by a P-Linc at scattered instances in time, including an instant during which the output lines of a P-Linc are settling.

The steps of a data message transaction are designed to prevent a control device from receiving data that is sampled during a settling period. In order to prevent this, the transaction steps allow output data to settle before the data ready bits change. Thus, a control device should only receive data when it recognizes a change in the data ready bits.

There are four possible patterns of the two data ready bits: 00, 01, 10, and 11. Only 01 and 10 are associated with usable data. Thus, a control device should receive data only when the data ready bits change and have a value of 01 or 10. This prevents a receipt of data during a settling period of the data ready bits, when 00 and 11 are possible values.

There is only one instance in which data ready is deliberately set (non-transient) to a value other than 01 or 10. At powerup, when there is no data yet established for the parallel port the initial value of data ready is 00. The associated parallel data may be ignored by the control device, as with any other instance of 00 for data ready.

A control device should reflect all values of data ready in its data acknowledge outputs, even values of 00 and 11. A P-Linc will not begin a new data message transaction until data ready of the previous transaction is matched by data acknowledge.

5.0 PLC-5 Ladder Logic Explanation

An example program and memory map is included in Appendix B which is described in this section.

The PLC logic begins by buffering the current ready bits in rung 2:0, the data bits are buffered in rung 2:3.

The PLC logic must recognize when the states of the ready bits have changed. This is accomplished by storing the last state of the ready bits and comparing them to the new state. See rung P2:1. If new data is available, then the new state of the ready bits is copied to the last state and the ACK outputs. See rungs P2:37 and P2:38. If new data is not available then the program skips down to rung 2:36.

The parity is calculated by adding the number of bits that are on. The 16 data bits, the 6 reader bits, the parity bit, and the L/E bit are each checked. If the bit is on, a constant value of one is added to the parity sum word. The final result of the parity sum word should be an odd number, or the LSB should be a one. See rung P2/29.

If the parity is ok, the program proceeds to mask off the reader number (2:31), test label numbers for high and low user set limits (2:32), and write the valid label or error to the user data words (2:34 and 2:35). A label ready bit or error ready bit (read event flags) is set when new data is moved into the user data words. The read event flags are intended to be trigger bits. When one of these trigger bits transitions from off to on, this means that a new label or error is now in the user data word. The user program should read the label or error from the user data word and clear the trigger bit so it can be set again for the next label read.

The fault bit is set when the parity test fails, or when a label is read which is larger or smaller than the defined range (2:36).

The integer constant words shown on the PLC memory map drawing must be set up before running the program.

6.0 Appendix 'A' (Drawing)


Field Wiring Details – SP2004/01-411


PLC-5 Memory Map for Parallel Interface Application - SA0034-810

| REV | DESCRIPTION | DATE | APPL. BY |
|-----|-----------------|---------|----------|
| 0 | INITIAL RELEASE | 10/3/94 | NBB |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |



P-11NC





SMARTEYE

DISTRIBUTION

3601 BOND STREET, MOOREVILLE HILLS, ALABAMA 36055
 PHONE (205) 652-4455 FAX (205) 652-8459

| | | |
|-------------|---------|-----------------------|
| DRAWN BY: | MSJ | TTITLE |
| CHECKED BY: | MGR | SMARTEYE P-LINE |
| ENGINEER: | KJC | |
| DATE: | 9/15/84 | FIELD MARKING DETAILS |
| SHEET | 1 OF 1 | |
| SCALE: | NTS | |
| SIZE: | D | PRINTING NO. |

SP2004/01-411

| REV | DESCRIPTION | DATE | APPR. BY |
|-----|----------------------------|--------|----------|
| 0 | INITIAL RELEASE | 6/4/96 | JTEL |
| 1 | MODIFIED MEMORY ADDRESSING | | |

INPUT WORDS

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1000 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N10110 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
P-
PARITY RDY1 RDY0 RDR6 RDR4 RDR3 RDR2 RDR1 RDR0

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1001 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N10111 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
P-
PARITY RDY1 RDY0 RDR6 RDR4 RDR3 RDR2 RDR1 RDR0

OUTPUT WORD FROM OUTPUT MODULE

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
O1000 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
ACK
ACK0

INTEGER CONSTANT WORDS

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N101001 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ SET EQUAL
10 1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1015002 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ READER #
SET AS SHOWN
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1015003 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ LABEL #
LOW LIMIT
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1015004 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ LABEL #
HIGH LIMIT

INTEGER APPLICATION WORDS

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1010102 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ PARITY OK
BT
P-LINK DATA FAULT
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1010103 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ PARITY SUM
WORD
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1015014 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ACKNOWLEDGE
BTS
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1010105 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR#

INTEGER USER LABEL WORDS

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1021000 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1021001 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1021002 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 2
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1021003 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 3

INTEGER USER ERROR WORDS

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1031000 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1031001 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1031002 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 2
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N1031003 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ RDR 3

LEGEND

☒ - NOT USED
☐ - DN
☐ - DTF



2000 STEPHENSON HWY - TROY, MICHIGAN - 48063

| | | |
|-------------|--------|------------------------|
| DESIGN BY | PLA | TIME |
| CHECKED BY | JTEL | PLC-3 MEMORY MAP |
| DESIGNED BY | JTEL | FOR P-LINK APPLICATION |
| DATE | 6/3/96 | |
| SHEET NO. | 1 OF 1 | |
| SCALE | NONE | DRAWING NO. |
| SHEET | D | SA0034-S10 |

7.0 Appendix 'B' (Example PLC-5 Program)

